# EGC220 <br> Class Notes 4/28/2023 

Baback Izadi<br>Division of Engineering Programs<br>bai@engr.newpaltz.edu

## Flip-Flop Excitation Tables

| PRESENT | NEXT | S | R |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATE | STATE |  |  | $\mathrm{Q}(\mathrm{t})$ | $\mathrm{Q}(\mathrm{t}+1)$ | T |  |
| $\mathrm{Q}(\mathrm{t})$ | $\mathrm{Q}(\mathrm{t}+1)$ |  |  | 0 | 0 | 0 |  |
| 0 | 0 | 0 | X | 0 | 1 | 1 |  |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 |  |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 |  |
| 1 | 1 | x | 0 |  |  |  |  |
|  |  |  |  |  |  |  |  |
| PRESENT | NEXT | J | K |  |  |  |  |
| STATE | STATE |  |  |  | $\mathrm{Q}(\mathrm{t})$ | $\mathrm{Q}(\mathrm{t}+1)$ | D |
| $\mathrm{Q}(\mathrm{t})$ | $\mathrm{Q}(\mathrm{t}+1)$ |  |  | 0 | 0 | 0 |  |
| 0 | 0 | 0 | x | 0 | 1 | 1 |  |
| 0 | 1 | 1 | x |  | 1 | 0 | 0 |
| 1 | 0 | x | 1 | 1 | 1 | 1 |  |
| 1 | 1 | x | 0 |  |  |  |  |

## Moore Vs Mealy FSMs: different output generation



## Blocking vs. Nonblocking Assignments

- Verilog supports two types of assignments within always blocks, with subtly different behaviors.
- Blocking assignment: evaluation and assignment are immediate
plays @ (a or b or c) begin

| $x$ | $=a \mid b ;$ |
| ---: | ---: |
| $y$ | $=a \wedge b \wedge c ;$ |
| $z$ | $=b \& \sim c ;$ |
| 1. Evaluate $a \mid b$, assign result to $x$ |  |

- Nonblocking assignment: all assignments deferred until all right-hand sides have been evaluated (end of simulation timestep)
$\left\{\begin{array}{l}\text { always } \\ \text { begin }\end{array}\right.$

$$
\begin{array}{ll}
\begin{array}{ll}
x \ll \mathrm{a} \mid \mathrm{b} ; & \text { 1. Evaluate } a \mid \boldsymbol{b} \text { but defer assignment of } \boldsymbol{x} \\
y .<=\mathrm{a} \wedge \mathrm{~b} \wedge \mathrm{c} ; & \text { 2. Evaluate } a^{\wedge} b^{\wedge} c \text { but defer assignment of } y \\
\mathrm{z}<=\mathrm{b} \& \sim \mathrm{c} ; & \text { 3. Evaluate } b \&(\sim c) \text { but defer assignment of } z
\end{array} \\
\text { end } & \text { 4. Assign } x, y, \text { and } z \text { with their new values }
\end{array}
$$

- Sometimes, as above, both produce the same result. Sometimes, not!



## Finite State Machines Example

- State diagrams are representations of Finite State Machines (FSM)
- Mealy FSM
- Output depends on input and state
- Output is not synchronized with clock can have temporarily unstable output
- Moore FSM
- Output depends only on state


Problem 1


Using D flip-flops, design a Moore based sequence detector with one input and one output, which would generate an output of 1 only when the input sequence is 101 . Assume no overlapping.

$S_{N}$ : withing detector
$5_{-1}: 1$ is detected

$$
S_{-10} \cdot 10=
$$

$$
S_{-} / 01
$$



Problem $1 b$
Using D flip-flops, design a Moore based sequence detector with one input and one output, which would generate an output of 1 only when the input sequence is 101 . Assume overlapping.


$\begin{array}{llllll}1 & 0 & 0 & 1 & 1 & 0 \\ 1 & 0 & 1 & 1 & 0 & 0\end{array}$

$$
\begin{array}{llllll}
1 & 0 & 1 & & 0 & 0 \\
1 & 1 & 0 & 0 & 0 \\
1 & 1 & 1 & 0 & 1
\end{array}
$$

$$
\begin{array}{lllll}
1 & 1 & 0 & 1 \\
1 & 1 & 1 & 0 & 1
\end{array}
$$

## Problem 2

Write a Verilog code for Problem 1

- module seq3_detect_moore(x, clk, y);
- // Moore machine for a sequence 101
- input x, clk;
- output $y$;
- reg [1:0] state;
- parameter S0=2'b00, S1=2'b10, S2=2'b11, S3=2'b01;
- // Define the sequential block
- always @(posedge clk)
- case (state)
- S0: if (x) state <= S1;
- elsestate <= S0;
- S1: if (x) state <= S1;
- elsestate <= S2;
- S2: if (x) state <= S3;
- else state <= S0;
- S3: if (x) state <= S1;
- else state <= S0;
- endcase
- // Define output during S3

- assign $y=($ state $==$ S3);
- endmodule

Problem 3
Using JK flip-flops, design a Mealy based sequence detector with one input and one output, which would generate an output of 1 only when the input sequence is 101. Assume no overlapping.


## Problem 4

Write a Verilog code for Problem 3. Use default flip-flop given by Verilog.

```
module seq3_detect_mealy(x,clk, y);
```

// Mealy machine for a three-1s sequence detection
input $x, ~ c l k ;$
output $y ; \quad$ reg $y ;$
parameter $\mathrm{S} 0=2^{\prime} \mathrm{b} 00, \mathrm{~S} 1=2^{\prime} \mathrm{b} 01, \mathrm{~S}=2^{\prime} \mathrm{b} 11$;
// Next state and output combinational logic
// Use blocking assignments "="
always @(x or pstate)
case (pstate)
S0: if $(x)$ begin nstate $=S 1 ; y=0$; end
else begin_nstate $=50 ; y=0 ;$ end
1: if (x) begin nstate $=51 ; y=0$; end
else begin nstate $=S 2 ; y=0 ;$ end
S2: if (x) begin nstate $=$ S0; $y=1$; end
else begin nstate $=S 0 ; y=0 ;$ end
endcase
// Sequential logic, use nonblocking assignments "<="
always @(posedge clk)
pstate <= nstate;
endmodule

Problem 5
Using D flip-flops, design a Moore based sequence detector with one input and one output, which would generate an output of 1 only when the input sequence is 101 . Assume overlapping.


Problem 7
Using JK flip-flops, design a Mealy based sequence detector with one input and one output, which would generate an output of 1 only when the input sequence is 101. Assume overlapping

S-D Nothing
SLD: 1 Deleted
SyP10:10"

